New Voltage Differencing Differential Input Buffered Amplifier (VD-DIBA) based lossless grounded and floating inductance simulation circuits have been proposed. The proposed grounded simulated inductance circuit employs a single VD-DIBA, one floating resistance and one grounded capacitor. The floating simulated inductance (FI) circuits employ two VD-DIBAs with two passive components (one floating resistance and one grounded capacitor). The circuit for grounded inductance does not require any realization conditions where as in case of floating inductance circuits, a single matching condition is needed. Simulation results demonstrating the applications of the new simulated inductors using CMOS VD-DIBAs have been included to confirm the workability of the new circuits.
Introduction
The importance of grounded and floating simulated inductors in the context of active network synthesis is well known [1] . Several grounded and floating inductance simulation schemes, employing different active elements such as operational amplifiers (op-amps) [2] [3] [4] [5] [6] , current conveyors (CCs) [7] [8] [9] [10] [11] [12] [13] [14] [15] , current controlled conveyors (CCCIIs) [16, 17] , current feedback operational amplifiers (CFOAs) [18, 19] , operational mirrored amplifiers (OMAs) [20] , differential voltage current conveyors (DVCCIIs) [21] , current differencing buffered amplifiers (CDBAs) [22, 23] , current differencing transconductance amplifiers (CDTAs) [24, 25] , operational transconductance amplifiers (OTAs) [26, 27] have been reported in the literature. In [28] , many new active building blocks have been introduced; VD-DIBA is one of them. Till now, some applications of VD-DIBAs have been reported in the open literature such as in the realization of all pass filters [29] , realization of grounded and floating inductance circuits using two/three VD-DIBAs as reported in [30] , electronically controllable sinusoidal oscillator in [31] and voltage-mode universal biquad in [32, 33] . The purpose of this paper is to introduce new VD-DIBA-based: 1) a lossless grounded inductor using only a single VD-DIBA, one resistor and a grounded capacitor without requiring any matching condition and 2) two floating inductance simulation circuits employing two VD-DIBAs, one resistor and a grounded capacitor along with a single matching condition for floatation. The genesis of these FI circuits is inspired by [1, 34, 35] .
The Proposed New Configuration
The schematic symbol and equivalent model of the VD-DIBA (−) are shown in Figures 1(a) and (b) respectively [29] . The model of VD-DIBA (−) includes two controlled sources: the current source controlled by differen- 
The proposed grounded and floating inductance circuits are shown in Figure 2 and Figure 3 respectively.
A routine analysis of the circuit shown in Figure 2 results in the following expression for the input impedance
The circuit, thus, simulates a grounded inductance with the inductance value given by 1 
which proves that the circuits simulate a floating lossless inductance with the inductance value given by
The proposed CMOS implementation of VD-DIBA (−) is shown in Figure 4 . The CMOS VD-DIBA (−) is implemented using 0.35 µm MIETEC real transistor model which are listed in Table 1 . Aspect ratios of transistors used are given in Table 2 . 
From the above, a non-ideal equivalent circuit of the grounded inductor is derivable which is shown in Figure  5 .
From the above, the sensitivities of L with respect to various active and passive elements are found to be
similarly, for the circuit shown in Figures 3(a) and (b) for , the input-output currents and voltages relationships are given by: 
The non-ideal equivalent circuit of floating inductors of Figures 3(a) and (b) derivable from Equation (8) is shown in Figure 6 . all the passive and active sensitivities of both grounded and floating inductance circuits are low.
Simulation Results of the New Proposed Grounded/Floating Inductance Configurations
The workability of the proposed simulated inductors has been verified by realizing a band pass filter (BPF) as shown in Figures 7 and 8 . The transfer function realized by this configuration is given by 
from where it is seen that bandwidth and centre frequency are independently tunable, the former by R 2 and the latter by any of R 1 , 
simulated floating inductor (Figure 10 ) the inductance value also remains constant up to 1 MHz.
To verify the theoretical analysis of the application circuits shown in Figures 7 and 8 , they have also been simulated using CMOS-based VD-DIBA (−) as shown in Figure 11, Figures 12(a) and (b) show the simulated filter responses of the BP filters.
In this case, bandwidth is tunable by R 1 whereas centre frequency can be tuned by C 1 .
10 A V g   Performance of the new simulated inductors was verified by SPICE simulations. CMOS-based VD-DIBA (−) (as shown in simulators has been included in Table 3 .
Conclusions
New circuits of lossless grounded and floating inductance have been proposed employing VD-DIBAs. The proposed grounded inductance circuit employs only one VD-DIBA (−), one resistor and one grounded capacitor and does not require any component matching condition.
On the other hand, the two floating inductance configurations each using two VD-DIBAs (−), one resistor and one grounded capacitor, need only a single realization condition for floatation. The SPICE simulation results have confirmed the workability of the new propositions as well as the suggested application examples using them. The problem of realizing any new single VD-DI-BAbased FI configuration using a single grounded capacitor and without requiring any matching condition appears to be an interesting problem which is open to be investigated.
